{"id":3,"date":"2025-04-01T10:21:43","date_gmt":"2025-04-01T17:21:43","guid":{"rendered":"https:\/\/faculty.engineering.asu.edu\/chaitali\/?page_id=3"},"modified":"2025-05-20T12:43:28","modified_gmt":"2025-05-20T19:43:28","slug":"welcome","status":"publish","type":"page","link":"https:\/\/faculty.engineering.asu.edu\/chaitali\/","title":{"rendered":"Welcome"},"content":{"rendered":"
<\/div>\"Generic
\n\n\n\n

Chaitali Chakrabarti<\/h1>\n\n<\/div><\/div>\n\n\n\n\n
\n
\n

Chaitali Chakrabarti received her B. Tech. in Electronics and Electrical Communication Engineering from the Indian Institute of Technology, Kharagpur, India in 1984. She received her M.S. and Ph.D. in\u00a0<\/a>Electrical Engineering Dept<\/a>\u00a0from\u00a0U. of Maryland, College Park<\/a>\u00a0in 1986 and 1990, respectively. She has been at ASU since fall 1990.<\/p>\n\n\n\n

Chaitali’s research interests are in the areas of algorithm-architecture co-design of signal processing and wireless communication systems, low power embedded system design including those that operate at near-threshold voltages, heterogeneous SoC systems, AI hardware and federated learning. She received Best Paper Awards at SiPS’05 for “A Comprehensive Energy Model and Energy-Quality Evaluation of Wireless Transceiver Front-ends,” at SAMOS’07 for “The Next Generation Challenge for Software Defined Radio,” at MICRO’08 for “From SODA to Scotch: The Evolution of a Wireless Baseband Processor,” at SiPS’10 for “A New Parallel Implementation for Particle Filters and its Application to Adaptive Waveform Design,” at HPCA’13 for “Sonic Millip3De: A Massively Parallel 3D-Stacked Accelerator for 3D Ultrasound”, at SiPS’16 for “Hardware-Efficient Neighbor-Guided SGM Optical Flow for Low Power Vision Applications” and at SiPS’18 for “Parallel Wavelet-based Bayesian Compressive Sensing based on Gibbs Sampling”. Chaitali is an Associate Director of\u00a0WISCA<\/a>\u00a0and a member of\u00a0SenSIP\u00a0<\/a>.<\/p>\n\n\n\n

Chaitali teaches undergraduate courses on Digital Design Fundamentals, Signals and Systems, Digital Systems and Circuits as well as graduate courses on VLSI Design, and VLSI architectures. She is the recipient of the 1994 CEAS Young Faculty Teaching Excellence award, the 2001 IEEE Phoenix Chapter’s Outstanding Educator award, the Top Five Percent Teaching award at the Ira A. Fulton Schools of Engineering Award in 2012, 2014, 2018, 2019, 2020, 2022, 2023 and 2024, and the Ira A. Fulton Schools of Engineering Exemplar Faculty Award in 2014 and 2015. Chaitali received the 2013 Distinguished ECE Alumni Award from the ECE Department at the University of Maryland, College Park and the 2018 Distinguished Alumnus Award from the Indian Institute of Technology, Kharagpur. She is also the recipient of the Joseph Palais Distinguished Faculty Scholar Award in 2021. Chaitali is a Fellow of the IEEE.<\/p>\n<\/div>\n\n\n\n

\n
\"Portrait<\/div><\/div>

Chaitali Chakrabarti<\/h3>

Professor<\/span><\/h4>

School of Electrical, Computer and Energy Engineering<\/span><\/h4><\/div>